This paper addresses a new approach to find a spectrum of information measures for the process of digital circuit synthesis. We consider the problem from the information engine point of view. The circuit synthesis as a whole and different steps of the design process (an example of decision diagram is given) are presented via such measurements as entropy. logical work and information vitality. We also introduce new information measures to provide better estimates of synthesis criteria. We show that the basic properties of information engine, such as the conservation law of information flow and the equilibrium law of information can he formulated.
INTRODUCTION
For three decades history of application of information theory methods to the design of integrated circuits, many promising results have been obtained in the following fields: machine learning [71; entropy based minimization [5] ; testing of digital circuits [l] ; e estimation ofpower dissipation (41;
other related design problems (influence of types of logical gates on entropy [21, estimation of logical work in networks and programs [3] ).
All previous results constitute that in information networks, of which digital circuits are an integral component, one deals with a variety of logical operations and complex processes delivering signals before information reaches the .final destination. These information systems seem to need a new basic theory which helps to understand the system in its entirety in order to provide a basis for designing the total system. Such a theory was introduced in [IO] , and further developed in [Ill. In Depanment of Computer Science, University of Wollongong (Australia), Dubai Campus, U.A.E., hakeern@ieee.org engines which model the actual information systems. In this paper, we propose such an interpretation for circuit design which considers behaviour of circuit synthesis in the context of information measures [3, 91 . Hence, entropy is used as a complexity characteristic in the circuit-design optimization process and generally in signal processing [6] . Altogether, we describe a new method of analysis for geometry-based synthesis in which the main contribution is using information theoretic measures for calculating parameters of geometry in gate-level circuit design.
PRELIMINARIES AND ASSUMPTIONS
Consider logic representation of a digital circuit in the form of Boolean function f treated as the mapping {O,l)"-t{O,l)"'overthevariablesetX= {zl,... ,zn). Here, n is the number of variables (inputs), and m is the number of functions (outputs).
Information Theoretic Notations
In order to quantify the content of information for a finite field of events A = {al,az,." ,an} with probabilities distribution {p(ai)}, i = 1,2, . . . , n, Shannon introduced the concept of entropy [9]: H ( A ) = -p(a6) . logp(a,), where log denotes the base 2 logarithm. For two finite fields of events A and B with probability distribution {p(ai)},i = 1,2;.' ,n, and { p ( b j ) } , j = 1,2, ... ,m, probability of the joint occurrence of a; and b, is joint probability p(a;, b j ) , and there is conditional probability,p(a,lbj) = p(a,, bj)/p(bj).
The conditional entropy of A given B is defined by ff(AIB) = -Cy=, x E I P ( a i , b j ) .logp(ailbj).
In case of logic networks and signal processing, we assume that the sets of values of a function f and arbitrary variable I are two finite fields [ 5 ] . Definition2 The difference between input and output entropies of a gate, 2 ) = 0.5 bits.
Gate-level
The information measures of primitive gates are given in Table I . Note, the uncertainty of the output of a digital network is never increased by knowledge of input patterns. In other words, the digital network does not increase information carried by the inputs.
INFORMATION ENGINE OF CIRCUIT SYNTHESIS
Consider an information engine with one input port and one output port, where the initial description of the logic function f is converted to output description. Any process done by the information engine can be considered as a composition of two types of processes, isentropic process and entropy changing process. Successful (lOO% functionality) design is an isentropic process that does not change the function itself. When we deal with an entropy changing process that requires the conversion of input and output combinations or ensembles, we call such a process iso-vitality.
The concept of information engine of gate-level circuit design is based on the following notation. 
Circuit Design as Isentropic Process
Consider a circuit design process as a sequence of steps which operate with input variable X, and correspond to network representation of the function f . Let q( f ; N W ) be the logical work required to convert initial description o f f to the network N W via an information engine. The concept of logical work for digital networks was also discussed in [3] . The circuit design process is reversible, i.e., it is possible to produce the initial function description from the network, which means it is an isentropic process: H(f) = I ( f ; N W ) a n d Z ( X ; N W ) = H ( X ) .
For an isentropic process of circuit design, we can use the information potential measure defined next. for the design parameters. Here we define information capacity for a gate, a library of gates, and geometry.
We select gates from the cell library C. The information equivalents of library gates are given in Table 1 . We consider Isat, as an informarion capacity of the gate. Here, we do not take into account the information carried by inputs and outputs of the network, because such an information does not influence geometry parameters. The design of digital circuit is an isentropic process with respect to inputs and outputs. Information verification of circuit design is an iso-vitality process. We can evaluate the loss of information via construction of a logic network for the verified function. The synthesis of an information engine for gate-level circuit design deals with all parts of H-T-Diagram in addition to information measuring which is an essential part of the synthesis process.
Circuit Layout Measuring
We focus in our study on a design process for a specified geometry style defined over a library C of gates 91, . . ., Gl, where t is a total number of gates in the library. We consider geometry p x q as one of the main components of the design specification. Note that geometry incorporates many parameters: the maximal number of p levels, the maximal number q of gates in each level of the network, types of logic gates from the standard logic library C, network architecture (permissible interconnections between cells, levels, inputs and outputs of the circuit). It is essential to consider different geometry realizations, and various schemes of assigning logic elements to different circuit levels (see, for
The main idea of information measuring of a geometry is to give numerical estimations and establish propositions The information capacity of the geometry is equal to IGeornetry = 3.57 bit.
We summarize the information measures for different specifications in Table 2 . These measures allow us to make a priori decision about the efficiency of a geometry.
INFORMATION ENGINE OF DECISION DIAGRAM DESIGN
Here we apply the given above approach to the design process of Decision Diagrams (DDs). DDs are widely used graph structures for representation and manipulation of logic functions in circuit synthesis [81. The concept of information engine of DD design is based on the following notations. For every input description of the logic function f , there exist the logical network which converts input ensemble to output ensemble.
Consider the design process as a sequence of steps which operates with variables from X and correspond to an expansion of the function f [8] . The DD design is reversible, i.e. it is possible to produce the initial function description from DD, in other words, it is isentropic 
